| --- Log opened Sat Jul 27 00:00:44 2013 | ||
| mor1kx | [mor1kx] skristiansson pushed 4 new commits to master: https://github.com/openrisc/mor1kx/compare/496c3bc19798...8290544d7e9f | 07:46 |
|---|---|---|
| mor1kx | mor1kx/master 36eca1b Stefan Kristiansson: immu: add support for hardware tlb reload... | 07:46 |
| mor1kx | mor1kx/master 97de73e Stefan Kristiansson: cappuccino/lsu: use fsm to control external bus accesses... | 07:46 |
| mor1kx | mor1kx/master 07dc71e Stefan Kristiansson: dmmu: add support for hardware tlb reload... | 07:46 |
| stekern | there it is | 07:46 |
| stekern | jeremybennett: I have a lot of fails when I run the or1ksim testsuite, I assume that's not to be expected? | 08:53 |
| stekern | ah, I see... the test are conditioned on istarget or1k-*-* | 11:31 |
| stekern | oh, and I was actually using peters repo | 13:28 |
| jeremybennett | stekern: That looks like just a transitional problem as we move from or32 to or1k. I'd really like to get Or1ksim agnostic of whether the target is or1k or or32. | 14:07 |
| stekern | yeah, nm me atm, I'm just a bit confused ;) | 15:24 |
| stekern | trying to test the tick timer change, and push that | 15:24 |
| stekern | jeremybennett: there's at least one critical patch in pgavins repo, are you cool with me pulling that into the tests and pusing that as well when I'm at it? | 15:26 |
| stekern | this is the patch in question: https://github.com/pgavin/or1ksim/commit/6a33f2aee910b07d4261e297a35f3c83c60a66a7 | 15:26 |
| olofk | Oops...I totally forgot about the teleconf. Went on a short vacation instead. Can anyone enlighten me on what was said? | 23:18 |
| olofk | and why is there both a wb_ram_b3 and a ram_wb module in orpsocv2? | 23:35 |
| --- Log closed Sun Jul 28 00:00:46 2013 | ||
Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!